International Journal of Advances in Science, Engineering and Technology(IJASEAT)
.
current issues
Volume-8,Issue-2  ( Apr, 2020 )
Statistics report
Jul
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
  Journal Paper

Paper Title
Design & Simulation Of 32-Bit Floating Point ALU

Abstract
Abstract— VHDL environment for floating point arithmetic and logic unit design is introduced the novelty in the ALU design which provides a high performance ALU to execute multiple instructions simultaneously. In top-down design approach, arithmetic modules, addition, subtraction, multiplication, division, comparison & logical functions are combined to form a floating point ALU unit. Each module is divided into sub- modules with four selection bits are combined to select a particular operation. Each module is independent to each other. The modules are realized and validated using VHDL simulation in the Active HDL software.


Author - Kavita Katole, Ashwin Shinde, Sumedha Chokhandre, Bhushan Manjre, Nirja Dharmale

| PDF |
Viewed - 32
| Published on 2014-04-16
   
   
IRAJ Other Journals
IJASEAT updates
Volume-8,Issue-1(Jan, 2020)
The Conference World

JOURNAL SUPPORTED BY