Paper Title :Design Of Low Power Asynchronous 6 Transistor Sram In 45nm Cmos With The Use Of Pass Transistor Based Tree Decoders And Static Cmos Based Timing Circuitry Along With Process Variation Simulation

Author :Nirav Desai

Article Citation :Nirav Desai , (2014 ) " Design Of Low Power Asynchronous 6 Transistor Sram In 45nm Cmos With The Use Of Pass Transistor Based Tree Decoders And Static Cmos Based Timing Circuitry Along With Process Variation Simulation " , International Journal of Advances in Science, Engineering and Technology(IJASEAT) , pp. 36-38, Volume-1,Issue-3

Abstract : This paper describes the design of a 6 Transistor Static Random Access Memory (6T SRAM) in 45nM CMOS along with the design of the peripheral components such as the pass transistor based tree decoders and static CMOS based tim ing circuit. The basic memory-cell is simulated for read and write- margin variations with a 10% variation in threshold voltage and the complete system design is simulated using test patterns of repetitive 1s and0s. At a clock frequency of 250MHz, the design consumes 28.6fJ/bit.

Type : Research paper

Published : Volume-1,Issue-3

	|		PDF	|	Viewed - 37	|	Published on 2014-01-22