Paper Title :Reduced Area Fully Parallel And Fully Serial Fir Filter On Field-Programmable Gate Array
Author :Nilesh B. Bosmiya, R. C. Patel
Article Citation :Nilesh B. Bosmiya ,R. C. Patel ,
(2013 ) " Reduced Area Fully Parallel And Fully Serial Fir Filter On Field-Programmable Gate Array " ,
International Journal of Advances in Science, Engineering and Technology(IJASEAT) ,
pp. 03-06,
Volume-1,Issue-2
Abstract : In this paper fully serial and fully parallel FIR filters are designed with different quantization on FPGA for low
area requirement. Modified fully serial and fully parallel band-pass FIR filters with same specification as in reference paper
designed and simulated on ISE. The suggested implementations are synthesized with Xilinx ISE 14.2 version. Results show
that compare with reference paper low area and better speed are achieved
Type : Research paper
Published : Volume-1,Issue-2
DOIONLINE NO - IJASEAT-IRAJ-DOIONLINE-299
View Here
Copyright: © Institute of Research and Journals
|
|
| |
|
PDF |
| |
Viewed - 33 |
| |
Published on 2014-01-22 |
|